In this paper, a cascade Sigma-Delta (ΣΔ) Analog to Digital Converter (ADC) for multistandard radio receiver was presented. This converter is supposed to be able to support GSM, UMTS, Wifi and WiMAX communication standards. The Sigma-Delta modulator makes use of 4 bit quantizer and Data-Weighted-Averaging (DWA) technique to attain high linearity over a wide bandwidth. A top-down design methodology was adopted to provide a reliable tool for the design of reconfigurable high-speed ΣΔMs. VHDL-AMS language was used to model the analog and mixed parts of the selected 2-1-1 cascade ΣΔ converter and to verify their reconfiguration parameters based on behavioural simulation. This multistandard architecture was high level sized to adapt the modulator performance to the different standards requirements. The effects of circuit non-idealities on the modulator performance were modeled and analyzed in VHDL-AMS to extract the required circuit parameters.
Introduction
The most significant design challenge in current and future wireless devices is to support several wireless and cellular standards in the same handheld device. The goal was to design multistandard RF terminals that are very flexible and reconfigurable with neither a decrease in the circuit performance nor an increase in power consumption or silicon area [1] [2] [3] [4] . A high resolution high speed ADC will only allow the shifting of several RF and analog processing to the digital domain in order to provide more flexibility and increase the design complexity [5] . The use of ΔΣ modulators in multistandard receivers is suitable for several reasons among which we can cite, firstly, that ΣΔ modulators are very linear and are also less sensitive to circuit non-idealities than other types of data converters [6] . Secondly, the noise shaping and the oversampling performed by ΣΔ modulators allow to achieve high Dynamic Range (DR) for narrow bandwidths and lower DR for higher bandwidths. This characteristic is coherent with wireless standards requirements and their RF specifications which makes ΣΔ ADC suitable to perform the Analog/Digital (A/D) conversion function in a multi-standard capable RF receiver [7] . Another important advantage of ΣΔ ADC is it consumes less power than full Nyquist ADCs [8] . In this paper, the reconfigurable ΣΔ was modelled to be designed for a GSM/UMTS/WiFi/WiMAX radio receiver. Figure 1 shows the adopted multistandard receiver architecture. The proposed architecture is a multistandard Zéro-IF receiver. It uses a multiband antenna, four RF filters for GSM/UMTS/WLAN/WiMAX selection, a multistandard low noise amplifier (LNA) and multistandard mixers for I and Q components. The A/D conversion is performed with multistandard anti Alias filter and multistandard ΣΔ Modulator (ΣΔM). The digital processing is supported by a DSP circuit. Zero_IF architecture was chosen for its high level of integration, associated with excellent multistandard capabilities [9] . Contrary to several multistandard Zero-IF architectures proposed in literature which use channel selection in analog domain and use an automatic Gain Control (AGC) to decrease ADC dynamic requirement [10, 11] , in our selected multistandard receiver, channel selection is performed in the digital domain and a very high dynamic ADC is used to eliminate the need for AGC. It uses a multistandard oversampled ΔΣM followed by a digital decimation filter as shown in Figure 2 . This approach achieves a more programmable solution rather than an analog approach thereby, enabling such receivers to upgrade easy to multi-mode operation.
Digital channel select filtering can be made easily programmable by changing the filter coefficients in the decimation filter. However, the dynamic range of the ADC must also be made programmable to fit the RF specifica-tions. Fortunately, Sigma-Delta modulators allow the designer to trade off bandwidth and dynamic range which make them suitable to perform the A/D conversion function in a multi-standard capable RF receiver. Relying on system specifications for various addressed RF communications standards and on chosen receiver characteristics, ADC specifications were established for each standard ( Table 1) .
The remaining of the paper is organized as follows: Section 2 shows the multistandard cascaded Sigma-Delta modulator architecture and discusses its reconfiguration. Section 3 describes the system level design of the proposed modulator using VHDL-AMS language. The simulation results modeling are presented in Section 4. Finally, we draw our conclusion in Section 5.
Reconfigurable ΣΔ Modulator Architecture
Given that reconfigurability must be considered to find out the optimal multistandard ΣΔ modulator architecture, the cascade ΣΔ ADC was selected as the best suited architecture (Figure 3 ) [12] [13] [14] . This fourth order cascade topology is a 2-1-1 architecture implemented using a cascade of second order sigma-delta loop and two firstorder loops. The cascade architecture recombines the outputs of each stage in the digital domain to achieve fourth-order noise shaping. Inherently linear single-bit Digital/Analog (D/A) converters are employed in the first two stages while a four-level D/A converter is employed in the lower resolution third stage to improve the dynamic range. The proposed topology overcomes the influence of mismatch-induced errors in the multibit DAC on the 2-1-1 modulator performance of [15] by introduceing a DEM algorithm; Data Weighted Averaging (DWA) to correct the DAC mismatch non-linearity. Based on [15] , the coefficients were optimized in such a way that analog coefficients could be constructed with small integer ratios in order to achieve a compact layout and good matching in the switched-capacitor (SC) implementation. The value of the integrator weights are given in Table 2 . The presented ΣΔ modulator provides a flexible solution to the support of a large variety of specifications. It is able to operate in three distinguishable modes as in the cases of GSM, UMTS and WLAN/ WiMAX. It was considered that WLAN and WiMAX standards require the same ADC dynamic at the same bandwidth. Each mode consists of a ΣΔ topology and an over-sampling ratio (OSR) as shown in Table 3 . A three order cascaded single bit 2-1 ΣΔM has been selected as the two first stages in order to meet the specifications of the GSM mode. The unused block in the third stage is switched off while working in the GSM mode, taking into account the design considerations like power consumption. In all the others modes, the fourth order modulator 2-1-1 4bits cascaded is switched to operation by putting off the switch thus making it programmable. In the UMTS, this architecture operates at OSR of 16. In the WLAN/WiMAX mode, we use the same topology but at an OSR of 8. In order to validate its performance, the chosen multistandard topology was simulated using Simplorer schematic Software based on VHDL-AMS language. The obtained results are detailed in 
ΣΔ Modulator Noise Modeling
The estimation effect of the non-ideality on the performance of the ΣΔ modulators is the main problem faced in their design. Since they have an inherent non-linearity of the modulator loop, the optimization of their performance must be done with behavioral time domain simulations. Needless to remind that the circuit level simulation is the most precise. Nevertheless, the evaluation of the effect of the circuit non-idealities and the optimization of the modulator's building blocks are quite difficult to execute because of the long simulation time required. An intermediate stage of behavioral simulations is therefore necessary. Through multi-level abstraction models, VHDL-AMS enables us to overcome the problems. Besides, it allows a top-down design methodology. In fact, VHDL-AMS reduce simulation time and reflect circuit non-idealities phenomena through an efficient behavioral model. It also determines possible ranges of circuit specifications with reasonable design margins before the implementation of circuit components. Each block of the multistandard 2-1-1 4bits  modulator was modeled using Simplorer schematic models. The obtained blocks were connected in Simplorer Software environment to obtain a behavioural description of the 2-1-1 multibit architecture. The previous simulation results assume the use of ideal components and only consider the quantization noise. Nevertheless, this is not the case in practice. Then, the behavioural approach has been used to investigate the overall circuit non-idealities effects, to optimize the system parameters and establish the specifications of the analog blocks. A description level using Simplorer schematic allowing parameter setting according to the nonidealities has been performed [16] . The main non-idealities considered in this paper are finite DC gain, slew rate and gain-bandwidth limitations, capacitor mismatch, KT/ C noise, clock jitter and DAC capacitor mismatch.
Operational Tranconductance Amplifier (OTA) parameters
The Switched Capacitor (SC) integrator is the most building block of ΣΔ converters and the OTA is the basic building block in a SC integrator. Therefore, behavioral simulations were carried out using VHDL-AMS environment in order to determine the specifications of the OTA for the different standards. The SC integrator model is developed using schematic level description as shown in Figure 5 . Several non-idealities of the integrator have been included in the behavioral model: finite OTA DC gain, slew rate and gain bandwidth limitations. Using the behavioral simulations, the peak SNR was calculated as a function of each of the finite gain OTA, the gain bandwidth OTA and of slew rate OTA for the various modes. The results obtained are plotted in Figures 6-8 , respectively. These VHDL-AMS Simulation results show that added to the proposed multistandard modulator which can tolerate an OTA dc gain of 60dB, the OTA bandwidth needs to be at least 200 MHz and the slew rate at least 200 V/µs. These specifications have been used to select an appropriate OTA circuit topology that can meet the integrator performance requirements at minimum power dissipation. The fully differential folded cascade OTA, whose schematic is shown in Figure 9 , has been chosen for the four integrators. This enabled us to reach the most suitable operating speed over power consumption ratio. The OTA parameters were set according to a design sample developed in [17] . The simulated parameCopyright © 2013 SciRes. CS
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ters of the OTA are summarized in Table 4 and reported on Simplorer OTA model.
Thermal Noise and Jitter Noise
In addition to noise from OTA, the thermal and jitter noises can also degrade the performance of the ΣΔ modulator. Thermal noise is mainly produced by the SC integrator finite switch resistance during the sampling and integration phases [18] . In a SC Sigma-Delta modulator, the sampling capacitor C s is in series with a switch, which has a finite resistance R on , that periodically opens. Therefore it samples a noise voltage onto C s . The total noise power can be calculate to evaluate the integral in Equation (1) 
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where denotes a Gaussian random process with unity standard deviation, and c is the integrator gain and   n t s i . The behavior model of the switched thermal noise is shown in Figure 10 . The clock jitter of an SC circuit can be defined as a short-term, non-cumulative variation of the switching instant of a digital clock form from its ideal position in time. It produces a non-uniform sampling time sequence and results in an error that increases the total error power quantizer output. It should be noted that when the analog signal is sampled, the clock period variation doesn't have any direct effect on the performance of the circuit. Thus, the clock jitter is introduced only by the input signal sampling, and its effect on the ΣΔ modulator is independent of the modulator structure or order [19] . When a sinusoidal input signal c C C   
x t with amplitude Ax and frequency fx is sampled at an instant, which is in error by a statistical non-uniform uncertainty Δt, the magnitude of this error is given by:
Thermal and jitter noises effects have been modeled with VHDL-AMS at the behavioral level as described in to the input signal. Jitter noise, however, is included as an additive Gaussian random process with standard deviation ∆T [20, 21] . The sampling and thermal noises effect is simulated at the system level for the largest bandwidth mode WLAN/WiMAX. As shown in Figure  11 , such noises increase the inband noise floor, which seems to degrade the modulator performance. Such degradation is not significant in the presence of jitter noise ∆T < 10 ps and thermal noise C s > 0.2 pF as it was proved by several simulations. Actually the total SNR of the modulator is set to be almost unchanged when each of these noises is introduced into the modulator model.
Mismatch of the Capacitor Values
In SC integrators, the gain factors are implemented using capacitors ratios. Although fabrication process can produce matching and gains that differ from their nominal values affecting the performance of the integrator. Moreover, this capacitance mismatch alters the integrator transfer function, consequently affecting the signal and quantization noise [22] . In the behavioral model integrators we assume that the mismatch error of integrator weights (capacitors) has Gaussian distribution with Standard deviation "sigma". For the behavioral simulation results in Figure 12 , a significant degradation of SNR can be caused by a sigma value up to 0.5%.
Mismatch in Multibit DAC
The four-bit DAC in the feedback of the last stage of our multistandard 2-1-1 4bits ΣΔM can be built with 15 capacitors to determine the analog feedback signal. Due to process tolerances and variations, the values of these unit elements will deviate from the ideal weight Cu, resulting in errors in the DAC. The DWA was used to reduce the effect of such errors. Simulations were run for the UMTS mode of the multistandard 2-1-1 4bits ΣΔM including DAC Integral Non Linearity (INL) of 0.5% Full Scale (FS) and 1.0% FS when the DWA was inactive and active. Figure  13 shows the PSD for the 2-1-1 4bits ΣΔM in UMTS mode when the DAC error is 0.0%, 0.1% and 1.0% when the DWA is inactive and active, respectively. Figure 14 shows how the DAC mismatch decreases significantly the SNR. Moreover, it is noticeable in the same figure how the DWA algorithm eliminated the SNR degradation.
Simulation Results
The chosen topology was simulated using Ansoft Simplorer Software to perform a system level simulation of the proposed architecture, verifying its performance and behavior when facing analog imperfections. Based on SIMPLORER models, it was possible to include several non-idealities, such as thermal noise, jitter noise, DC gain, finite bandwidth and slew rate. Figure 15 shows Taking into account the use of the real selected folded cascode OTA in the four integrators of the reconfigurable ΣΔM, these simulation results show that a high linearity can be achieved thanks to the low-distortion of the Sigma-Delta modulator. Behavioral simulation results indicate that the proposed multistandard topology achieves a peak SNR of 105/98/65 dB for GSM/WCDMA/WLAN standards respectively in the presence of these circuit non-idealities.
Conclusion
The major contribution of this work is the development of an accurate behavioral model of multistandard ΣΔM for GSM/UMTS/Wifi/WiMAX zero-IF receiver using VHDL-AMS as the modeling language. It takes into account at the behavioural level most of SC ΣΔ modulator non-idealities, such as DAC non-linearity, OTA parameters (finite DC gain, finite bandwidth, slew rate), thermal noise and capacitor mismatch, thus it permits to obtain a good estimation of the ΣΔ modulator performance with a short simulation time. Future works would involve the implementation of the 2-1-1 cascade ΣΔ converter using device-level simulations.
